Well, many CPU designs are made so that a few defects can be worked around at the cost of a bit of performance. It might be possible to do something like that and include a few spare logic units on each layer to get a decent yield.