Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
Dolu
on July 19, 2017
|
parent
|
context
|
favorite
| on:
An FPGA-friendly 32-bit RISC-V CPU implementation
Yes a standard would be great, with all the feature provide by those embedded HDL, but i'm realy not sure the industry could make it. #systemverilog
Consider applying for YC's Winter 2026 batch! Applications are open till Nov 10
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
