RISC V is certainly not vulnerable to Spectere as all the the real-world chips are in-order execution, meaning post-branch instruction never happen until after the branch is decided.

Out of order variants are still in the design stage, so they may come up with a way to isolate or invalidate speculation effects on branch misprediction.