Hacker Newsnew | past | comments | ask | show | jobs | submitlogin
HOPL IV: History of Programming Languages – Accepted Papers (sigplan.org)
62 points by matt_d on Feb 28, 2020 | hide | past | favorite | 13 comments


"These are the nineteen papers that will be presented in London in June."

So many luminaries on that page: Guy Steele, Bjarne Stroustrup, Rich Hickey, Dan Ingalls..

"The Papers track of HOPL-IV will include published papers that will be complemented by oral presentations at the conference."

"The Program Committee encourages submissions that discuss and analyze the historical development of individual programming languages, programming language families, language features, design themes, and other strong influences on the direction of programming language design, implementation, and usage."


Our D paper got accepted, too!


I was super lucky to be able to go to HOPL 3 in 2007. Amazing conference. These papers are a little less exciting to me, but it sounds awesome all the same.


LabVIEW! As a PhD student at the intersection of programming languages and computing education, the suggestion that Scratch delivered visual programming to the previously-unempowered masses has always ground my gears. Computer science academics can have a rather myopic view of end-user programming.

I'm very excited to read this paper.


Still waiting for someone to publish a volume of HOPL-III papers. The HOPL-I and -II books are essential for those interested.


Links for these prior books?


Clicking through from http://research.ihost.com/hopl/HOPL.html gets one to electronic access to the volumes.


I: 9780127450407

II: 9780201895025


I wish there were the actual papers instead of titles only.


Usually these are published sometime after the conference, there are two volumes already containing the papers of previous conferences.


Interesting that Verilog is considered a programming language. And Smalltalk and C++ were both already covered in HOPL II.


I'll allow it as a mind altering substance, along with other HDL's.

Both let you think about the same problem in structural, behavioral, or dataflow styles. Taping out hardware is optional.


That's likely how SystemVerilog came into being.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: