For radiation-hardened semiconductors sometimes you use specialized processes like silicon-on-insulator. Even if you're using a more conventional process, you're probably using specialized upset-resistant gate designs and layout. And even your gate-level or HDL-level design might have changes to make it possible to detect and recover from some kinds of bitflips. It really affects the whole technology stack.