I explicitly included more cache.

And the memory controllers aren't that big on the die. You could include a bunch more on a 128 core model.