Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
tverbeure
9 months ago
|
parent
|
context
|
favorite
| on:
A FPGA friendly 32 bit RISC-V CPU implementation
Yes, I still use it for all my hobby projects but I don't use any of the advanced techniques that are used in the Vexriscv. My Scale knowledge is way too limited for that. I use SpinalHDL as a more efficient way to write pure RTL.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: