Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
d_tr
10 months ago
|
parent
|
context
|
favorite
| on:
A FPGA friendly 32 bit RISC-V CPU implementation
Interesting. So, do you know what they'd choose now if they started over? SystemVerilog?
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
