Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
userbinator
on Jan 10, 2016
|
parent
|
context
|
favorite
| on:
Why I will be using RISC-V in my next chip
x86 uops are
very
wide, much wider than RISC instructions and more like VLIWs; P6 uops are 118 bits and I haven't easily found any description of the newer models but they are likely even wider.
Marat_Dukhan
on Jan 10, 2016
[–]
The latest number I have is 157 bits in Intel Core (for a ROB entry).
Consider applying for YC's Winter 2026 batch! Applications are open till Nov 10
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
